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Instantaneous Model of a MESFET for use in Linear 
and Nonlinear Circuit Simulations 
Ignasi Corbella, Member IEEE, Josep Maria Legido, and Gonzalo Naval 
Abstract-A formal approach for nonlinear modeling of 
FET’s is presented. The intrinsic transistor is described by cur- 
rent and charge generators, that are instantaneously dependent 
on the two internal voltages. The extrinsic parasitic elements 
are also included. This instantaneous model is obtained from 
the small signal equivalent circuit computed at a number of 
bias points, by integration of the bias dependent elements. A 
program for using this model in nonlinear circuit analysis has 
been developed. The process has been carried out for two tran- 
sistors, one being of low noise, and the other a power MESFET. 
Good agreement has been observed when comparing the non- 
linear analysis with measured data. Finally a Solid State Power 
Amplifier at 28 GHz has been designed using the power tran- 
sistor, delivering 21 dBm at 1 dB compression point. 
I. INTRODUCTION 
INCE most active microwave circuits contain nonlin- S ear solid-state devices, such as MESFET’s or 
HMET’s, an accurate tool for predicting their nonlinear 
characteristics is required. The most common solution 
consists of modeling these transistors by a network of 
lumped time-invariant linear and nonlinear elements. 
Once this equivalent circuit has been obtained, the anal- 
ysis and optimization of any subsystem (amplifier, mixer, 
oscillator, etcetera) containing the transistor can be made 
with the aid of common commercial software packages, 
such as LIBRA, SUPER COMPACT, HP-MDS * . 9 The 
results of any of these packages is questionable if the 
mathematical description of the transistor (equivalent cir- 
cuit) does not predict accurately its actual behavior. Thus 
the key point of nonlinear simulation is the active device 
nonlinear characterization, which is a difficult and yet un- 
resolved matter. 
The nonlinear model of a transistor basically includes 
voltage dependent current generators and nonlinear ca- 
pacitances. The predominant nonlinearity is that corre- 
sponding to the drain current ( I d )  and is usually obtained 
by fitting the dc characteristics of the transistor to ana- 
lytical formulas. Many papers have recently been pub- 
lished following this approach and proposing different ap- 
proximations. Well-known are the papers from Tajima et 
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a1 [l] ,  Curtice et al. [2], Materka et al. [3], Statz et al. 
[4] and others. A good review of all these methods can 
be found in Chapter 2 of [ 5 ] .  Also, many commercial 
nonlinear simulators include such expressions as standard 
nonlinear descriptions of transistors. As pointed out in [ 5 ] ,  
the dc characterization of a transistor is questionable if it 
is to be used at microwave or millimeter wave frequen- 
cies. 
The nonlinear capacitances are also approximated by 
analytical expressions, for which there are also different 
suggestions from the same above mentioned authors. The 
most popular solution consists of using the known var- 
actor capacitance expression for CRs keeping the rest of 
the capacitances constant. Obtaining the curve-fitting pa- 
rameters for the expressions of the capacitances of a given 
transistor cannot be accomplished in dc operation, and is 
difficult. Most authors, although they admit a nonlinear 
behavior of the capacitances, use the small signal values 
for the nonlinear analysis, arguing that the effect of con- 
sidering such nonlinearities is small, the drain current 
being the most important effect. 
The rest of the nonlinear equivalent circuit intrinsic ele- 
ments are obtained by small signal analysis, fitting the 
measured and computed S-parameters in a large fre- 
quency band. Usually the optimization is carried out as- 
suming constant values of the elements that can be com- 
puted by partial derivation of nonlinear data (for example 
g, and Gds from I d ) .  
This paper presents a different approach in nonlinear 
modeling. First, a new circuit topology for the instanta- 
neous simulation of the transistor is proposed. It has es- 
sentially charge and current generators which depend on 
two voltages. This circuit is analyzed for small signal op- 
eration, thus obtaining a corresponding linear equivalent 
circuit, which is slightly different to the one usually found 
in the literature. 
The element values for this small signal equivalent cir- 
cuit are obtained by using dc and ac small signal mea- 
surements following a similar method of that described by 
Dambrine et al. [6]. It provides a fast and accurate deter- 
mination of the value of all the elements based on S-pa- 
rameters measured in a low frequency band (f < 3 GHz) 
and an additional dc-measurement. Further optimization 
is performed to improve the fitting to measured S param- 
eters to 40 GHz. The procedure is carried out at different 
bias points, obtaining the variation of the elements with 
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the bias voltages, as was already proposed by Willing et 
al. [7]. This data, however, is used in a different way. 
From them the charge and current genertors for the in- 
stantaneous model are obtained through a set of equations 
that relate the instantaneous circuit to the small-signal 
equivalent circuit. Thermal effects and frequency disper- 
sion have not yet been included in the model. 
The method has been tested on a GaAs low noise FET 
(Fujitsu's FSX02X) and on a power GaAs FET (Toshi- 
ba's JS8864-AS), with satisfactory results. Also a power 
amplifier at 28 GHz has been designed from data obtained 
for the last one. The output power agrees with the data 
supplied by the manufacturer. 
The paper is organized as follows: Section I1 describes 
the theory and Section I11 is devoted to the small signal 
equivalent circuit parameter extraction method. The non- 
linear analysis is discussed in Section IV, and Section V 
shows the results obtained with the two transistors tested 
and the power amplifier designed. 
11. THEORETICAL ANALYSIS 
A. Instantaneous Model of a Transistor 
The instantaneous model for a transistor, proposed pre- 
viously in [8], is shown in Fig. 1 .  The two instantaneous 
current functions, Ig(Vg, V,)  and I,(V,, V,)  stand for the 
conduction phenomena, while the two instantaneous 
charge functions, Q,(V,, V, )  and Q,(V,, V, ) ,  represent 
the charge stored in the transistor. Parasitic elements R,, 
R,, R d ,  L,, L,, Ld, C1, C2 are assumed to be linear. 
This model has few nonlinear elements, and simple to- 
pology. It is interesting to note that it has no explicit feed- 
back branch between gate and drain, which greatly en- 
hances the computing efficiency in nonlinear analysis. 
Since the instantaneous capacitance effects are described 
by charge functions, the nonlinear analysis by harmonic 
balance is simple and fast. The quasistatic approximation 
has been assumed, which means that I,, I d ,  Q, and Qd are 
functions of the instantaneous voltages U , ,  and Vd at the 
same time instant. There is no explicit time delay in the 
dependence of the drain current with respect to the gate 
voltage. This makes the analysis easier for a computer 
program, because it does not have to deal with the prob- 
lems associated to a delay parameter. It will be shown, 
however, that transit time effects are implicitly included 
in the model. 
The model of Fig. 1 simulates the instantaneous oper- 
ation of the transistor and is assumed to be valid both in 
linear and nonlinear operation, as well as at dc. 
B. Small-Signal Equivalent Circuit 
A small signal equivalent circuit can be obtained by 
analyzing the model of Fig. 1 under such kind of excita- 
tion conditions. 
From Fig. 1 ,  the instantaneous currents in the intrinsic 
FET are given by 
d 
igO) = Ig(Vg(t), V,(t)> + Qg(vg(t>, Vd(t)) (1) 
Fig. 1. Proposed instantaneous model of a MESFET including the exter- 
nal parasitic elements. 
d 
id(t) = h((I/g(t), Vd(t))  + Qd(Vg<t), Vd(t)). (2) 
Assuming now a small signal operation, the time de- 
pendent voltages will be 
Vg(t) = Vg + Re [VgUeiwf] 
V,(t) = V, + Re [Vduejw'] (3) 
where V, and Vd are the dc bias voltages, and Vgu and Vda 
the voltage complex phasors. Substituting (3) in ( l ) ,  (2) 
and assuming a linear Taylor expansion of (1)  and (2), the 
corresponding current phasors can be written: 
i,, = (GI1 + W I , )  Vga + (GI2 + jOC,2) V, (4) 
idu = (G21 + J ' W c 2 1 )  Vdu + (G22 + j W c 2 2 )  V ,  ( 5 )  
where 
81, 
Gll  = %, GI2 = %, G21 = - 9 G 2 2 = -  
a% avd a% avd 
(6) 
being all the partial derivates computed at the bias point 
V, and V,. Equations (4) and (5) are the Y-parameter de- 
scription of a network, and a "pi" topology can be used 
as an equivalent circuit. Fig. 2 shows this pi-network 
embedded in the parasitic elements of the FET. Identify- 
ing the terms of (4) and (5) and the circuit elements of 
Fig. 2,  the following equations can be written: 
Ggs = GI1 + GI2 
cgs = c11 + c12 
Ggd = -GI2 
c,, = -c 12 
Gds = G22 + GI2 
c d s  = c 2 2  + c12 
(7) 
All the elements of this equivalent circuit are linear, but 
are function of the bias voltages, because they are related 
to the real and imaginary parts of the Y parameters, which, 
in turn. are the Dartial derivatives of the instantaneous 
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intrinsic FET TABLE 1 
VALUES FOR THE ELEMENTS OF THE EQUIVALENT CIRCUIT OF TRANSISTOR 
FSX02X AS COMPUTED AND AFTER OPTIMIZATION Cgd Rd Ld D *-'" G Lg 
Before After Before After 
+c2 Vds Name Optimiz Optimiz Name Optimiz Optimiz 
Rs (0) 1 6  2 7 Cgd (pF) 0 04 0 033 
Rg (0) 3 7  4 1  Cgs(pF) 0 4 4  0 28 
2 7  1 9 3  Cds (pF) 0 15 0 082 Rd (0) 
Ls (nH) 0 045 0 023 gm (mS) 45 8 
Lg(nH) 0 126 0 16 7 (PS) 0 3 09 
P 
I Ls 
vgs'  c1+ 
I 
39 8 
~ p ~ ~ p _ _ _ _ ~  
S 
Fig 2 Equivalent circuit for incremental small signal voltages The ele- M (nH) 0 2 0 17 Ggs(mS) 0 0 
ments are bias dependent Gds (mS) 3 14 1 64 Ggd (mS) 0 0 
current and charge functions at the bias point, as shown 
in (6) .  in the following manner: 
C.  Instantaneous Model from Small Signal 
Measurements 
Integrating equations (6 ) ,  the charge and current gen- G 2 1  = g, COS ~7 - G g d  G 2 2  = G g d  + Gh 
erators of the instantaneous model of Fig. 1 are obtained: 
sin w7 
c g d  c22 = c g d  + cds. (12) -- 
W 
c 2 1  = - g m  
Finally, the values of the intrinsic elements of Fig. 2 
for different gate and drain voltages can be obtained by 
measuring the S-parameters of the FET in a wide range 
of bias conditions, and extracting a small signal equiva- 
lent circuit at each bias point. Section I11 describes the 
method that has been used. 
Notice that the small signal equivalent circuit of Fig. 2 
is different from those usually found in the literature. The 
impedances from gate to source and gate to drain are a 
parallel combination of resistor and capacitance instead 
of a series combination of the same elements, as is usually 
considered. As will be shown in Section V,  when one car- 
ries out this procedure for a real transistor, it happens that 
conductances Ggs and Ggd vanish, (see Table I) resulting 
in a circuit similar to the one normally used, except for 
the internal resistance RI that here does not appear. Many 
authors also do not include this resistance for nonlinear 
simulations. 
The current and charge generators of figure 1 are func- 
(8) 
(9) 
(10) 
Vd 
0 
tions of the internal voitages ug and " d ,  but the data ob- 
tained from the S-parameter measurements at a number of 
bias points gives the variation of the elements with the 
external voltages Vgs and Vd,y (Fig. 2 ) .  To change the 
variables, the circuit of Fig. 1 is analyzed in dc. Assum- 
ing that Ig is negligible compared with Id : 
+ j G22(o, d t  + I d ( o ,  o) 
Where I g ( o ,  0)  = I d @ ,  0)  = 0 and Q,<o, 0)  and Q d ( 0 ,  0)  
are irrelevant integration constants. Alternative expres- 
sions can be found by changing the order in which the 
integrations are performed, but this makes little differ- Vds = vd + ( R d  + Rs) I d  
ence. 
Thus from the evolution of C;; and Gji as functions of 
the bias voltages Vg, v d  one cancomput; the voltage de- Now, measuring the dc output characteristics of the 
pendent charge and current instantaneous functions transistor, the dependance of I d  with Vgs and v d s  is ob- 
Ig(ug, vd), Id(",, u d ) ,  Qg(ug,  " d ) ,  and & ( U g ,  " d ) .  In turn tained. When inserted in (13) the values of the internal 
Cij and G, can be obtained from the elements of the small voltages Vg and V d  can be readily obtained for each pair 
signal equivalent circuit using (7), which can be written (Vg,y, v d s ) .  
T 
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Intrinsic elements are then expressed as functions of the Intrinsic FET 
internal voltages V,, V,, and incremental capacitances and Rg Zd (ug-4')RC d' Rc Rd Ld D 
G s w p + w  av- d -- conductances are deduced from (12). With (8)-( 11) the 
current and charge functions of the instantaneous model 
of the FET are computed. 
$ N' Rc 
c1 c 
111. SMALL SIGNAL PARAMETER XTRACTION 
The small signal equivalent circuit determination is the 
first step in obtaining the instantaneous model. It is very 
important to have and accurate procedure since all the data 
$ c2 
SRs 
3 Ls 
S 
in the model is computed from this equivalent circuit. 
Much work has been devoted in the last years to small 
signal modelling and there are many approaches (see for 
example [9]). One of the more common procedures is by 
minimizing an error function which depends on the dif- 
ference between the S-parameters of the equivalent circuit 
and those of the transistor, measured at a number of fre- 
quencies in a large bandwidth. All the elements of the 
equivalent circuit are varied until a minimum of the error 
function has been found. One of the main problems of this 
method is the determination of the starting values for the 
optimization procedure to start. Depending upon these 
starting values, the final ones may be very different, even 
with low error functions. Moreover, the extrinsic resis- 
tances often tend to vanish independently of their starting 
values, obtaining a result which lacks of physical mean- 
ing. Since, to obtain the variation of the intrinsic elements 
with the bias voltages, the procedure will have to be car- 
ried out many times keeping always constant the extrinsic 
elements, it is important that these ones have meaningful 
values, valid for all bias conditions. 
A .  Intrinsic Elements 
The intrinsic part of the FET (Fig. 2) has 8 elements, 
and, as Dambrine et al. have suggested [6], they can be 
calculated analytically from its Y-parameters, which, in 
turn can be obtained from the S-parameters of the transis- 
tor, provided the extrinsic elements are known and 
Fig. 3 .  Equivalent circuit of a FET for positive gate voltage and zero drain 
voltage. R ,  is the channel resistance, and Z ,  represents an ideal Schottky 
junction. 
The resistances may be obtained by comparing dc or ac 
measurements, with the predictions of the model of Fig. 
3 .  Two constants appear in it: a, and a' which are given 
different values depending upon the author. 
Many authors (for example [ lo] ,  [ 111, and [5]) neglect 
the channel resistance, which is equivalent to making a, 
and a' equal to zero in Fig. 3 .  Then three measurements 
are sufficient to obtain the three resistances. The men- 
tioned references use dc measurements of the I-V char- 
acteristics corresponding to the FET with alternatively 
grounded the source, the drain and both terminals. In all 
these cases the circuit of Fig. 3 transforms into a Schottky 
junction with a series resistance which can be easily ob- 
tained by comparison of the measured and predicted I-V 
characteristics. The same circuit is used in [12] for mea- 
suring R, - Rd and R, once R, + Rd has been obtained 
from the I d  - Vds dc characteristics in the linear region. 
It is interesting to note that for that last measurement this 
author does takes into account the channel resistance, and 
uses an expression that relates it to the gate voltage. 
Using the same values for ag and a ' ,  data can also be 
obtained from the measurement of S-parameters at differ- 
ent gate current. The real parts of the circuit form Fig. 3 
with ap  = a' = 0 are: 
deembedded. The problem has then been reduced to ob- 
tain the 8 extrinsic elements. Re [Z,,] = RR + R, + nKTqI, 
B. Extrinsic Elements 
Several methods exist in the literature for obtaining the 
extrinsic elements, especially the resistances. Both dc and 
ac measurements have been suggested, but in almost all 
cases the transistor is biased at special conditions for 
which a very simple equivalent circuit is assumed (usually 
U,, > 0 and Vd, = 0). In this equivalent circuit, which in 
its more general form is depicted in Fig. 3 ,  the intrinsic 
FET operation is modelled by an ideal Schottky junction 
2, and, in some cases, a channel resistance R,. For suffi- 
ciently low frequency, the parasitic capacitances C ,  and 
C2 may be neglected and the inductances are obtained very 
easily from the slope of the imaginary part of the 
2-parameters (obtained from low frequency S-parameter 
measurements) plotted against frequency [6]. 
Re [Z,,] = R, 
Re [Z,,] = R, + Rd.  (14) 
Thus, the extrapolation of Re [Z, versus 1 / I g  gives 
R, + R, which, combined with the other two equations 
allows the determination of the three resistances. In any 
case, they are obtained with only three measurements, be- 
cause the channel resistance has not been taken into ac- 
count. 
The second choice, proposed in [13] and used also in 
[6], considers ag = 1 / 3  and a' = 1 /2  for all gate bias 
conditions and Vd, = 0. In this case the channel resistance 
is an unknown, and an extra equation is needed. In [13] 
an expression relating R, with the gate voltage is used, 
and in [6] an extra dc measurement is also proposed, this 
being for example that of R, + Rd suggested in [12]. In 
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both references the resistances are obtb-ned from AC 
measurements. 
The third choice is using the results of [14] in which 
these constants are expressed as functions of the gate cur- 
rent. They are obtained for the interpretation of 'end- 
resistance' measurements by computing the total dynamic 
resistance from gate to source assuming a floating drain 
terminal. For low gate currents, the values of ag and a' 
are the same as those given above (namely 1 / 3  and 1 / 2  
respectively) and for most practical cases these values can 
be used. However, according to 161, the capacitance ef- 
fects of the Schottky junction can be neglected only if the 
gate current is large enough, which is in contradiction with 
the above statement. Finally note that these results are 
obtained for floating drain terminal, whereas they are often 
used for Vds = 0, which is not the same condition. 
The dependence of ayR and a' with Zg has been used in 
[ 151 for the determination of the resistances from ac mea- 
surements. In this paper, the extra equation needed to 
compute R, is obtained from the measurement of the 
S-parameters with floating source terminal, which is dif- 
ficult to make, especially for transistors having via holes. 
Most of the methods outlined in the previous para- 
graphs were tested in our laboratory, giving serious dis- 
crepancies. Finally, it was decided to use those obtained 
from the method of [6] and [12] as starting values in an 
optimization process. The extrinsic elements were com- 
puted from low frequency S-parameters measurements 
(1 to 3 GHz) of the cold FET. From the measured S-pa- 
rameters in the same frequency band at normal bias, the 
intrinsic ones were then analytically computed. Thus at 
each frequency point, from 1 to 3 GHz, a set of extrinsic 
and intrinsic element values was obtained. See Section V 
for experimental rsul ts .  
C. Optimization 
Although the elements were obtained from measure- 
ments to 3 GHz, the fitting between computed and mea- 
sured S-parameters was good to 40 GHz. Nevertheless, to 
obtain a better agreement in the full band an optimization 
was necessary. 
The S-parameters of the transistor at its nominal bias 
point from 6 GHz to 40 GHz were measured (see Section 
V) using TRL calibration. They were compared with those 
of the equivalent circuit obtained so far, optimizing its 
elements to minimize the error function between both sets. 
First only the intrinsic elements were allowed to vary, and 
in a second pass, keeping these ones fixed, the extrinsic 
elements were optimized. 
Once the e lemem had been obtained at the nominal 
bias point, their values for other bias voltages were ob- 
tained only from optimization. For each bias point, the 
starting values were those obtained in the previous point. 
The intrinsic elements were kept constant, equal to the 
values obtained for the nominal bias. 
All the optimizations have been carried out using a 
commercial program (MDS from Hewlett Packard). For 
the repeated optimization at different bias points the jour- 
naling option of the program has been used. 
IV. NONLINEAR ANALYSIS 
The model of Fig. 1 is very well suited for nonlinear 
analysis using Harmonic Balance since the nonlinear be- 
havior is described by means of voltage controlled charge 
and current generators in the time domain. The extrinsic 
elements of the model are embedded in the linear circuit 
to be analyzed. 
A .  Interpolation 
The procedure for modeling presented leads to instan- 
taneous charge and current functions which depend on two 
voltages. These functions are obtained as a matrix of 
numbers giving their values at discrete voltage points, at 
which the measurements have been made. For the Har- 
monic Balance analysis the values at any voltage have to 
be known so some kind of interpolation has to be done. 
Furthermore, when the transistor is working in nonlinear 
operation, the instantaneous values of the drain and gate 
voltages may exceed (in fact, they do) the maximum al- 
lowable dc values. For dynamic nonlinear analysis, the 
transistor has to be characterized also to these extreme 
voltages for which no data can be supplied from measure- 
ments. In mathematical terms, this means that an extrap- 
olation is necessary. In the following paragraphs the 
methods of obtaining analytical functions for the mea- 
sured values of Zg(Vg, v d ) ,  & ( v g ,  V, ) ,  Q,(Vg, v d )  are dis- 
cussed. This is also useful if the model is to be introduced 
in a commercial software for nonlinear analysis. A further 
advantage of using analytical functions is that the deriv- 
atives are known, and the jacobian can be computed very 
fast. 
To guarantee the convergence of the simulation, the 
functions used in the interpolation have to be defined and 
be continuous to the first derivate for all the voltages used 
in the simulation. This is a very strong restriction, and, 
in particular, a local interpolation at each point from the 
values at the adjacent ones is not suggested since it leads 
to discontinuities in the derivative. It may give, however, 
satisfactory results for small to moderate signals. 
A possible candidate for the interpolation could be a 
two dimensional polynomial of orders nl and n2: 
+ a,2vlv: + v: v2 
+ a,, a,, v;'v;* (15) + . . .  
which meets all the requirements. The coefficients of this 
polynomial are computed by minimizing the rms error at 
all measured points. But, to have low error, its degree 
must be large, giving unwanted ripples in the interpolated 
data between two measured points. This method was dis- 
carded because these ripples generated nonlinearities 
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which did not exist, incrementing the number of harmon- 
ics and their amplitudes. 
The method used in the present work consists of a sep- 
arate interpolation of the two variables. Given a bias point 
I/,, V,,, a two-variable function can be approximated by 
two functions of single variable: 
f ( v l ,  v2> A f ( V l ,  V2Q)  f ( v l Q ,  V 2 )  
being A a normalizing constant. Each function of one 
variable can then be interpolated separately. This ap- 
proach has the advantage that, even with simple interpo- 
lation functions, the solution will always be accurate in 
the bias point. For large amplitude excursions from the 
bias point, at the extreme voltage values, the accuracy 
may be poorer, but this has been observed to be a sec- 
ondary effect not affecting the global accuracy of the so- 
lution. 
The two charge functions in (1) and (2) have been in- 
terpolated by low order polynomials of orders n ,  and n2: 
Q(v19 V2) P , I ( ~ I >  Pn2(1 /? ) .  
The drain current Id ( VI,  V2) has been interpolated by a 
polynomial in the VI direction and an Hyperbolic tangent 
in the V2 direction, as proposed by Curtice in [16]: 
zds(Vl? V2) = P , ( ~ I )  (ao + alV2)  tanh (a3V2) 
The orders of all the polynomials P n I ,  P,,2, P,, are such 
that the error is low and there are no ripples in the data. 
B. Small Signal Simulation 
To easily check the consistency of the model, a circuit 
simulation with small signal generator and 50 s2 loads has 
been performed. Assuming very low ac voltage ampli- 
tude, and analyzing the circuit using a harmonic balance 
algorithm, the S-parameters of the instantaneous model 
can be computed at any bias point from the ratio of re- 
flected to incident waves at each port. Very few iterations 
are needed to achieve convergence since the amplitude is 
small. A comparison is performed between these com- 
puted S-parameters at the nominal bias, and the ones 
measured. As will be shown in Section V,  very good 
agreement between both sets of parameters was found for 
the two transistors measured (see Figs. 9 and 15). 
C. Large Signal Simulation 
A program has been developed for analyzing the circuit 
of Fig. 4 under large signal conditions. This circuit, al- 
though very simple, is useful for obtaining valuable data 
in the design. Since the topology of the model is also very 
simple, the analysis is very fast, thus allowing to perform 
an optimization process. 
First of all, it has been used to simulate load Pull mea- 
surements for obtaining the optimum load impedance for 
maximum output power. Setting Zg = Z, = Z,, the gen- 
erators produce constant values for lal 1 ,  and la21. For a 
given value of (al  1 (started at small signal), the amplitude 
and phase of u2 are varied until the computed output power 
INSTANTANEOUS 
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Fig. 4. Circuit for load pull simulation using Harmonic Balance analysis. 
is maximum. The optimum load reflexion coeficient is 
then a2 / b 2 .  The procedure is repeated for increasing input 
power levels, giving the evolution of optimum load 
impedance. Its value for small signal corresponds to the 
input-output simultaneous conjugate match (if the transis- 
tor is stable) which can be computed from the S parame- 
ters. This is the starting value in the maximization pro- 
cedure. 
Also the compression characteristics (P,, ,  versus Pi,) 
of the transistor can be obtained at fundamental and har- 
monic frequencies for any load condition. 
To simulate the transistor in a more specific circuit, 
such a microstrip amplifier, the model can be introduced 
on commercial packages, such as HP MDS, as a user 
model. 
V. EXPERIMENTAL RESULTS 
All the ac measurements were camed out using an 
HP85 10B network analyzer together with a test fixture de- 
veloped in our laboratory [ 171. This test fixture allows the 
measurement of S parameters of transistors up to 40 GHz, 
using a TRL calibration. Two “line” standards were used 
for allowing measurements to be done in the two fre- 
quency bands mentioned in section 111. 
The dc measurements were performed by means of a 
computer controlled power supply with a semiautomatic 
procedure also developed in our laboratory. 
The following paragraphs show the results obtained for 
a low noise MESFET and a power MESFET. Both are in 
chip form and bonded to alumina microstrip lines using 
thermocompression. The die attach is made with conduc- 
tive epoxy. 
A .  Low Noise Transistor FSXO2X 
This is a submicron recessed gate low noise MESFET 
from Fujitsu with 9.5 dB gain at 12 GHz. It has been used 
as a test bench for our procedure. 
Fig. 5 shows the values of the elements of the small 
signal equivalent circuit (Fig. 2 )  as function of the mea- 
surement frequency (1 to 3 GHz). This is the result of the 
procedure explained in Section III-B by which a set of 
values is obtained at each frequency point. Note that, as 
expected, there is little dependance with frequency. Not 
shown are G,,% Ggd and 7 because their values were very 
small, oscillating to positive and negative. 
Table I shows the corresponding mean values. For each 
element two values are displayed, one being the previous 
result, and the other the final value obtained after opti- 
~ 
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mization of the circuit from 6 to 40 GHz using the former 
as initial value. 
Fig. 6 shows the comparison between the measured 
S-parameters at nominal bias point (3 V, 10 mA) and those 
corresponding to the equivalent circuit before and after 
optimization. Although the frequency band of measure- 
ment (6 to 40 GHz) is different than that of the obtention 
of the elements (1 to 3 GHz), the agreement is very good. 
The 6 to 40 GHz S-parameters were measured at 99 bias 
points in the range 0 < V < 4 V, -2 < V < 0 V. At 
each bias point an optimization was performed keeping 
constant the extrinsic elements, obtaining then the evo- 
lution of the intrinsic parameters with the bias voltages. 
Fig. 7 shows the results. By numerical integration of these 
curves, the current and capacity functions were obtained, 
and are shown in Fig. 8.  There are no curves for Z,(V,, 
V,) since the corresponding conductances were zero. Note 
that the Z,(V,, V,) function is similar to the dc character- 
istics of the transistor, but is not identical. 
This instantaneous equivalent circuit was used to com- 
pute the S parameters of the transistor, analyzing it under 
small signal condition at the nominal bias point (Vds = 3 
V Id = 10 mA), using a harmonic balance algorithm (see 
Section IV-B). The resultant S-parameters are shown in 
Fig. 9 compared with the measured ones. The fitting is 
very good, showing that the model can be used in circuit 
analysis. 
Fig. 10 shows the output power at fundamental and first 
harmonic plotted against the input power at 12 GHz, for 
a transistor loaded with 50 Q.  Very good agreement is 
obtained with respect to the measurements performed, 
thus validating the model for large signal analysis. In Fig. 
11 the computed optimum load impedance for maximum 
output power is plotted as function of the input power at 
30 GHz. It has been obtained from the Load Pull simu- 
lation using the circuit of Fig. 4. Unfortunately, no Load- 
Pull test bench was available to validate the results. 
52 1 
- 
512 1 
S?2 
f 
FREQUENCY : 6 TO 4 0  GHz FOR FlLL TRACES 
Fig. 6. Comparison between measured and equivalent circuit S-parameters 
for transistor FSX02X. A : Measured. U--U: Equivalent circuit without 
optimization. ---: Equivalent circuit after optimization. 
A .  Power Transistor JS8864-AS 
Toshiba’s JS8864-AS transistor is a power MESFET 
capable of delivering 22 dBm output power at 30 GHz. It 
consists of 6 transistors in parallel with a total gate width 
of 800 p (Fig. 12(a)). It was used for the design of a 
28 GHz power amplifier for which it was previously 
modelled. It has no via holes, and the source to ground 
connection was done using 7 Au wires 0.15 mm long, and 
25 micron diameter. Gate and source were connected with 
6 wires each, having each one 0.3 mm length. The pho- 
tograph of Fig. 12(b) shows the assembly. 
Unexpected problems were found in the extrinsic ele- 
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Fig. 7. Elements of the equivalent circuit of FSX02X as function of the 
bias voltages. 
1418 IEEE TRANSACTIONS ON MICROWAVE THEORY AND TECHNIQUES, VOL. 40, NO. 7, JULY 1992 
WWd (Pc1 W V W d  (Pc) 
Fig. 8. Instantaneous charge and current functions for FSX02X. 
ments measurement of the small signal equivalent circuit 
using the method of [6]. As explained in Section 111, this 
is based in the assumption of a very simple equivalent 
circuit of the transistor under positive gate voltage and 
zero drain bias (Fig. 3). In this model, and for sufficiently 
high gate currents, the Z-parameters have their real parts 
constant and their imaginary parts linearly dependent with 
frequency. The measurements performed for Zg = 140 mA 
(Fig. 13) show a resonant behavior on the imaginary part 
of Z,, . The real part of Zl  I ,  however, is still constant with 
frequency, and linear with (1 /Zg), as shown in Fig. 14. 
The problem was solved using initially the values sup- 
plied by the manufacturer for extrinsic elements, as start- 
ing values for the optimization. However, to obtain good 
results, the entire procedure had to be carried out several 
times, with different extrinsic elements. This shows the 
importance of an accurate determination of them. 
Fig. 15 shows the comparison between the measured 
S-parameters and those simulated by harmonic balance 
analysis. The result is good, but it was highly dependent 
on the value of the extrinsic elements. 
C. Power Amplijier 
A 28 GHz power amplifier was designed according to 
the data provided in the procedure described above. Since 
the transistor has low gain (about 4 dB at 1 dB compres- 
sion point) a two stage amplifier was considered. The 
impedance matching networks were designed on micro- 
strip lines fabricated on alumina substrate ( E ,  = 9 h = 
CORBELLA er al . :  INSTANTANEOUS MODEL OF A MESFET 
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Fig. 9. Comparison between S-parameters measured and simulated from 
harmonic balance analysis. A : Measured. ---: Simulated. 
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Fig. IO. Output power versus Input power for transistor FSX02X with 
50 s2 load at 12 GHz and for 1st and 2nd harmonic. X: Measured. --- 
Simulated. 
0.254 mm), and using a configuration of coupled lines 
(Fig. 16) to avoid the use of decoupling capacitors, which 
are difficult to characterize at those frequencies. Input and 
output interfaces were coaxial OS-50 connectors. Two 
designs were fabricated, one corresponding to matching 
for maximum small signal gain, and the other matched for 
maximum output power, as obtained from load pull sim- 
ulation. Fig. 17 shows the plot Pout-Pin for the last one. 
The curve does not take into account the losses in the 
matching networks nor in the microstrip to coaxial tran- 
sition thus the transistor is effectively delivering more than 
21.5 dBm in agreement to the data supplied for the man- 
ufacturer. This result was obtained without any adjust- 
ment and was confirmed by at least 6 identical units fab- 
Fig. 11. Output impedance for maximum output power as function of in- 
put power for transistor FSX02X at 30 GHz. Obtained from load pull sim- 
ulation 
(b) 
Fig. 12. Transistor JS8864-AS. (a) Chip outline. (b) Photograph of the 
assembly. 
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Fig. i 3 .  Z parameters measured (converted from S-parameters) of transis- 
tor JS8864-AS for positive gate voltage and zero drain voltage. -- : Z ,  , 
-.-: z,,, . . ' : z2,. 
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Fig. 14. Real part of Z, for transistor JS8864-AS as function of I / I ,  
Fig. 15. Comparison between measured and simulated S-parameters of 
transistor JS8864-AS. --- : Measured, A : Simulated from harmonic bal- 
ance analysis. 
Fig. 16. Photograph of the two-stage 28 GHz power amplifier designed 
using transistor JS8864-AS. 
ricated, for which the same (approximated) characteristics 
were measured. A higher power amplifier was fabricated 
from the combination of two such basis amplifiers. 
-6 - 4  -2  0 2 4 6 8 10 12 1 4  
Input Power (dBm1 
Fig. 17. Output power vs input power measured at 28 GHz for the ampli- 
fier of the previous figure. 
VI. CONCLUSION 
A new approach for FET modeling have been pre- 
sented. It consists of instantaneous current and charge 
generators depending on two voltages. Additionally, the 
parasitic extrinsic elements are also included. For pack- 
aged transistors the parasitics associated to the package 
have also to be taken into account. The model predicts the 
FET operation in both small signal and large signal op- 
eration and is well suited for nonlinear analysis using har- 
monic balance. It is obtained from the small signal equiv- 
alent circuit in which the intrinsic elements are bias 
dependent. This small signal circuit results from a param- 
eter extraction procedure based on measured S-parame- 
ters. The extrinsic elements are obtained from dc and cold- 
FET ac measurements, and the intrinsic elements analyt- 
ically at each frequency point. A further optimization is 
performed to increase the accuracy of the equivalent cir- 
cuit. 
The instantaneous model has been used in a harmonic 
balance analysis program to simulate the transistor. The 
S-parameters simulated in this way agree very well with 
the measured ones, and also the nonlinear effects such as 
gain compression and harmonic generation. A load pull 
simulation for obtaining the load for maximum output 
power has also been implemented. The procedure has been 
carried out for two transistors, one being a low noise one 
and the other a power transistor. The results for both are 
satisfactory, although problems in the characterization of 
the power transistor have appeared. 
For the power transistor, the results have been used for 
the design of a microstrip power amplifier at 28 GHz, ob- 
taining output power in excess of 21 dBm at 1 dB 
compression point. 
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